

# Guide to the HP48G/GX Hardware

Compiled by Philippe Teuwen

Version 0.90

26th December 1997

## 0. Table of contents

- 1 [Introduction](#)
- 2 [Global View](#)
- 3 [Pin outs Description](#)
- 4 [74HC174: Hex D-type flip-flop with clear](#)
- 5 [74HC00: Quad 2-input NAND gate](#)
- 6 [RAM 32k or 128k & ROM 512k](#)
- 7 [Ports](#)
- 8 [Drivers for LCD](#)
- 9 [Keyboard](#)
- 10 [LCD Display](#)
- 11 [Yorke Chip](#)
- 12 [Printed Circuit Board](#)
- 13 [IR Reception](#)
  - 14.1 [IR Transmission for the S/SX](#)
  - 14.2 [IR Transmission for the G/GX](#)
- 15 [RS232 Description](#)
- 16 [Power Supply](#)
- 17 [Backup Power Supply](#)
- 18 [Miscellaneous](#)
- 19 [Contacting the author](#)
- 20 [Contributors](#)

### 1. Introduction

These schematics result from personal observations.

So any warranties are provided about the content of this text.

Please notify me of any errors (about language too!) or omissions or to complete some points like official pins names and uses or bad known devices.

This text can be freely distributed but please don't modify it yourself.


Simply tell me what's wrong and I'll correct it for everybody.

All is shown from the back, batteries towards you unless you hear to the contrary.

Some parts exist only on GX calculators.

### 2. Global View

Note: This image is not clickable in the PDF version



[Serial connector/LED IR /Recv IR](#)

[The processor](#) between [2 LCD drivers](#)

[4 jumpers](#) disseminated on the PCB

crystal (32 kHz time X'tal)

[RX IR Circuits](#) on the right

[RS 232 Circuits](#) on the left

[Expansion connectors](#)

From left to right:

[Power Supply/74HC174](#) /[RAM/ROM](#) /[Capacitor 1mF/74HC00](#)

Battery Case

### 3. Pin outs Description

A0-A16	Address lines
A17-A21	Extended lines for port 2 (A18 is inverted, actually: NA18)
AR17-	Extended lines for ROM
AR18	
BEN	Bank Switching Enable
buzz	Buzzer (the second line of the buzzer is grounded)
CDT1-	Card Detect Type for port 1-2 (H:RAM L:ROM X:No Card)
CDT2	
CE1	Card Enable 1 (In GX, is used to enable A17-A21 for port 2)
CE2	Card Enable 2 (In GX, is used as CE for port 1)
CE2.2	Card Enable port 2 (Not from CPU; CE2.2=BEN*N(AR18) )
ChkBat	Probes the boost-switching power supply
D0-D7	Data lines
DrvBat	Drives the MOSFET of the boost-switching power supply
GND	Ground
LD(0)	Display: The first bit of display information

LD(1)	Display: The next bit LP: Display horiz sync (Fall. edge: a new line is about to be started)
NC	Not Connected
NCE0	Card RAM Enable
NCER	?Card ROM Enable
NOE	Original Output Enable (Not used in G/GX)
NOE2	Output Enable for all RAMs and ROM (Not from CPU; NOE2=N(NWE) )
NWE	Write Enable for all RAMs
ON-key	ON-key is wired directly to CPU
RX	RS232 Reception
RXir	IR Reception
SPD	Processor Speed (H:4MHz L:2.4MHz)
sync1	?Display sync line (between both drivers)
sync2	?Display sync line (between both drivers)
sync3	?Display sync line (between both drivers and the CPU)
sync4	?Display sync line (between both drivers and the CPU)
sync5	?Display sync line (between both drivers and the CPU)
TX	RS232 Transmission
TXir	IR Transmission
V1-V299	Display data lines for the LCD
Vbat	Directly wired from battery + pin
Vbb1-Vbb2	Card battery check (L:warning low bat port 1-2)
Vco	=5V if HP is turned on else =0V
Vdd	=5V if HP is turned on else =4.5V(bat)
Vh	=10V if HP is turned on else =4.5V(bat)
XSCL	Display clock (Falling edge: 2 bits of display data may be read)
Xtal1	To X'tal 32kHz
Xtal2	To X'tal 32kHz
(GND)	Ground (pin out of the RS232 I/O)
(RX)	Reception (pin out of the RS232 I/O)
(SH)	Shield (pin out of the RS232 I/O)
(TX)	Transmission (pin out of the RS232 I/O)

#### 4. 74HC174: Hex D-type flip-flop with clear ( Only on GX )

Ext.	Pin	Int.	74HC174 upside down	Int.	Pin	Ext.

<a href="#">CE1</a>	9	CLK		GND	8	<a href="#">GND</a>
<a href="#">BEN</a>	10	4Q		3Q	7	<a href="#">A17</a>
<a href="#">A5</a>	11	4D		3D	6	<a href="#">A0</a>
<a href="#">A21</a>	12	5Q		2Q	5	<a href="#">A18</a>
<a href="#">A4</a>	13	5D		2D	4	<a href="#">A1</a>
<a href="#">A3</a>	14	6D		1D	3	<a href="#">A2</a>
<a href="#">A20</a>	15	6Q		1Q	2	<a href="#">A19</a>
<a href="#">Vco</a>	16	Vdd		NCLR	1	<a href="#">Vdd 3V</a>

Vdd 3V is just made by a voltage divider: [GND](#) --- 100k --- Vdd 3V --- 47k --- [Vco](#)

NCLR	CLK	D	Q
L	X	X	L
H	^	H	H
H	^	L	L
H	L	X	Q0

## 5. 74HC00: Quad 2-input NAND gate ( Only on GX )

Ext.	Pin	Int.	74HC00	Int.	Pin	Ext.
<a href="#">Vco</a>	1	1A		Vdd	14	<a href="#">Vco</a>
<a href="#">AR18</a>	2	1B		4B	13	<a href="#">Vco</a>
<a href="#">4(HC00)</a>	3	1Y		4A	12	<a href="#">NWE</a>
<a href="#">3(HC00)</a>	4	2A		4Y	11	<a href="#">NOE2</a>
<a href="#">BEN</a>	5	2B		3B	10	<a href="#">6(HC00)</a>
<a href="#">10(HC00)</a>	6	2Y		3A	9	<a href="#">Vco</a>
<a href="#">GND</a>	7	GND		3Y	8	<a href="#">CE2.2</a>

Logic:  $Y = N(A^*B)$

Results: [CE2.2=](#)[BEN](#)<sup>\*</sup>[N\(AR18\)](#) and [NOE2=](#)[N\(NWE\)](#)

## 6. RAM 32k(G) or 128k(GX) ROM 512k

Ext.	Pin 128/32	Int.	RAM 32/128 upside down	Int.	Pin 32/128	Ext.
<a href="#">D3</a>	17/15	D3		GND	14/16	DIV ALIGN=right> <a href="#">GND</a>

<a href="#">D4</a>	18/16	D4		D2	13/15		<a href="#">D2</a>
<a href="#">D5</a>	19/17	D5		D1	12/14		<a href="#">D1</a>
<a href="#">D6</a>	20/18	D6		D0	11/13		<a href="#">D0</a>
<a href="#">D7</a>	21/19	D7		A0	10/12		<a href="#">A0</a>
<a href="#">NCE0</a>	22/20	NCE		A1	9/11		<a href="#">A1</a>
<a href="#">A10</a>	23/21	A10		A2	8/10		<a href="#">A2</a>
<a href="#">GND</a>	24/22	NOE		A3	7/9		<a href="#">A3</a>
<a href="#">A11</a>	25/23	A11		A4	6/8		<a href="#">A4</a>
<a href="#">A9</a>	26/24	A9		A5	5/7		<a href="#">A5</a>
<a href="#">A8</a>	27/25	A8		A6	4/6		<a href="#">A6</a>
<a href="#">A13</a>	28/26	A13		A7	3/5		<a href="#">A7</a>
<a href="#">NWE</a>	29/27	NWE		A12	2/4		<a href="#">A12</a>
<a href="#">Vdd</a>	30/28	CE/Vdd		A14	1/3		<a href="#">A14</a>
			32 stops here				
<a href="#">A15</a>	31/*	A15		A16	*/2		<a href="#">A16</a>
<a href="#">Vdd</a>	32/*	Vdd		NC	*/1		<a href="#">GND</a>

Ext.	Pin	Int.	ROM 512k upside down	Int.	Pin	Ext.
<a href="#">D3</a>	17				16	<a href="#">GND</a>
<a href="#">D4</a>	18				15	<a href="#">D2</a>
<a href="#">D5</a>	19				14	<a href="#">D1</a>
<a href="#">D6</a>	20				13	<a href="#">D0</a>
<a href="#">D7</a>	21				12	<a href="#">A0</a>
<a href="#">NCER</a>	22				11	<a href="#">A1</a>
<a href="#">A10</a>	23				10	<a href="#">A2</a>
<a href="#">GND</a>	24				9	<a href="#">A3</a>
<a href="#">A11</a>	25				8	<a href="#">A4</a>
<a href="#">A9</a>	26				7	<a href="#">A5</a>
<a href="#">A8</a>	27				6	<a href="#">A6</a>
<a href="#">A13</a>	28				5	<a href="#">A7</a>
<a href="#">A14</a>	29				4	<a href="#">A12</a>
<a href="#">AR17</a>	30				3	<a href="#">A15</a>

AR18	31				2	A16
Vco	32				1	GND

## 7. Ports (Only on GX)

Two 40-pin card connectors for plug-in cards :

For ease of expanding the HP48's capabilities, dual 40-pin connectors are installed on the logic board.

These connectors will accept credit-card-size plug-in RAM or ROM cards.

Each connector has its own chip select line but all address and data lines are common to the internal ICs.

The 1LT8 tests the connectors to determine if a card is present and if it is write protected.

It does this by checking the card's write protect output. If the write protect signal is high, a card is plugged in and can be written to (RAM).

If the output is low, a card is present and is write protected (RAM or ROM).

If the line is floating, no card is present.

RAM cards have their own lithium keep-alive batteries.

When the HP48 goes into deep sleep, the power supply to the cards (Vco supply) is turned off.

When the supply drops to between 3.9 and 3.5V, the RAM switches to its internal battery.

The lithium voltage is sampled by the 1LT8, and when it drops to between 2.5 and 2.2V, a low-battery annunciator is turned on.

Pin	Port 1	Port 2
1	Vco	Vco
2	Vbb1	Vbb2
3-19	A0-A16	A0-A16
20	NWE	NWE
21	CE2	CE2.2
22	NOE2	NOE2
23-30	D0-D7	D0-D7
31	AR17	A17
32	AR18	A18
33	XSCL	A19
34	LP	A20
35	LD(0)	A21
36	LD(1)	BEN
37	CDT1	CDT2
38	NC	NC

39	NC	NC
40	GND	GND

In Seiko-Epson Cards: pin 38: Card Present, pin 39: Card Type

## 8. Drivers for LCD

### Column drivers

Refs: SED1181Fla Japan

The 64-row-by-131-column STN LCD is driven by two commercial column drivers, each driving 64 columns, and the 1LT8 which drives 64 rows, 3 columns and 7 annunciator lines.

The column drivers receive their data, timing and control signals, and voltage levels from the 1LT8.

One of the problem with the commercial column drivers is that they require a negative voltage. To overcome this, their + V line are connected to Vh (~10V) supply, their GND to Vdd (~5V) and their negative supply to GND.

This requires all data and control signals received from the 1LT8 to swing from 4.4V to 8.5V.

Display data is stored in system RAM, and the 1LT8 display controller interrupts the CPU for 22 to 23µs every 244µs (SX) to access it.

As display data is received, it is serially shifted to the column drivers.

When the column drivers have received 128 bits of data, they store it and output it to the display synchronously with a row driver output from the 1LT8.

	Left (reversed)	Right
1-28	V254-V281	V222-V249
29	sync2	NC
30	NC	NC
31	NC	NC
32	LD(0)	sync1
33	LD(1)	sync2
34	XSCL	XSCL
35	LP	LP
36	sync3	sync3
37	V87	V52
38	V86	V51
39	V85	V50
40	V83	V49
41-50	V82-V73	V47-V38

51	<a href="#">V71</a>	<a href="#">V37</a>
52	<a href="#">V70</a>	<a href="#">V36</a>
53-62	<a href="#">V69-V60</a>	<a href="#">V34-V25</a>
63	<a href="#">V58</a>	<a href="#">V24</a>
64-68	<a href="#">V57-V53</a>	<a href="#">V22-V18</a>
69	<a href="#">sync4</a>	<a href="#">sync4</a>
70	<a href="#">sync5</a>	<a href="#">sync5</a>
71	<a href="#">sync5</a>	<a href="#">sync5</a>
72	<a href="#">Vdd</a>	<a href="#">Vdd</a>
73	<a href="#">Vh</a>	<a href="#">Vh</a>
74	<a href="#">sync1</a>	<a href="#">NC</a>
75	<a href="#">NC</a>	<a href="#">NC</a>
76	<a href="#">NC</a>	<a href="#">NC</a>
77-80	<a href="#">V250-V253</a>	<a href="#">V218-V221</a>

## 9. Keyboard

Mylar domed keyboard with carbon graphite traces

Refs: MXS 00048-80038

! on the other side of the PCB, so X'tal is on the left

17 pads:

1	<a href="#">Vdd</a>	7	<a href="#">A3</a>	13	<a href="#">A1</a>
2	<a href="#">ON-key</a>	8	<a href="#">A11</a>	14	<a href="#">A15</a>
3	<a href="#">A5</a>	9	<a href="#">A12</a>	15	<a href="#">A16</a>
4	<a href="#">A4</a>	10	<a href="#">A2</a>	16	<a href="#">A0</a>
5	<a href="#">A10</a>	11	<a href="#">A13</a>	17	<a href="#">AR17</a>
6	<a href="#">A9</a>	12	<a href="#">A14</a>		

Pressing a key makes a shortcut between 2 lines.

The 49-key keyboard is scanned by the Yorke chip via multiplexed RAM and ROM address lines.

Address lines A9 to AR17 scan the keyboard while A0 to A5 are inputs to the Yorke.

The keyboard is read asynchronously every millisecond when the CPU drives its output register lines, A9 to AR17, all high and reads its input register lines, A0 to A5.

When a key is pressed, contact is made between an input register line and an output register line, putting a high level on the input register line.

This high level generates an interrupt, causing software to scan the keyboard to determine which key is pressed.

The ON key is not scanned but is wired to Vdd.

This allows the system to be turned on while in deep sleep.

The ON key is the only key capable of generating an interrupt and waking the system up.

All key lines are isolated from the main system address lines by built-in 4-kohms carbon graphite resistors.

Correspondence Table:

A	B	C	D	E	F
O <u>A10</u> I <u>A4</u>	O <u>AR17</u> I <u>A4</u>	O <u>AR17</u> I <u>A3</u>	O <u>AR17</u> I <u>A2</u>	O <u>AR17</u> I <u>A1</u>	O <u>AR17</u> I <u>A0</u>
MTH	PRG	CST	VAR	up	NXT
O <u>A11</u> I <u>A4</u>	O <u>A16</u> I <u>A4</u>	O <u>A16</u> I <u>A3</u>	O <u>A16</u> I <u>A2</u>	O <u>A16</u> I <u>A1</u>	O <u>A16</u> I <u>A0</u>
'	STO	EVAL	left	down	right
O <u>A9</u> I <u>A4</u>	O <u>A15</u> I <u>A4</u>	O <u>A15</u> I <u>A3</u>	O <u>A15</u> I <u>A2</u>	O <u>A15</u> I <u>A1</u>	O <u>A15</u> I <u>A0</u>
SIN	COS	TAN	sqrt	Y^X	1/X
O <u>A12</u> I <u>A4</u>	O <u>A14</u> I <u>A4</u>	O <u>A14</u> I <u>A3</u>	O <u>A14</u> I <u>A2</u>	O <u>A14</u> I <u>A1</u>	O <u>A14</u> I <u>A0</u>
ENTER	+/-	EEX	DEL	back	
O <u>A13</u> I <u>A4</u>	O <u>A13</u> I <u>A3</u>	O <u>A13</u> I <u>A2</u>	O <u>A13</u> I <u>A1</u>	O <u>A13</u> I <u>A0</u>	
alpha	7	8	9	/	
O <u>A12</u> I <u>A4</u>	O <u>A12</u> I <u>A3</u>	O <u>A12</u> I <u>A2</u>	O <u>A12</u> I <u>A1</u>	O <u>A12</u> I <u>A0</u>	
shift left	4	5	6	*	
O <u>A11</u> I <u>A5</u>	O <u>A11</u> I <u>A3</u>	O <u>A11</u> I <u>A2</u>	O <u>A11</u> I <u>A1</u>	O <u>A11</u> I <u>A0</u>	
shift right	1	2	3	-	
O <u>A10</u> I <u>A5</u>	O <u>A10</u> I <u>A3</u>	O <u>A10</u> I <u>A2</u>	O <u>A10</u> I <u>A1</u>	O <u>A10</u> I <u>A0</u>	
ON	0	.	SPC	+	
O <u>Vdd</u> I <u>ON-key</u>	O <u>A9</u> I <u>A3</u>	O <u>A9</u> I <u>A2</u>	O <u>A9</u> I <u>A1</u>	O <u>A9</u> I <u>A0</u>	

ML Correspondences:

	#001	<u>A9</u>
	#002	<u>A10</u>
	#004	<u>A11</u>
	#008	<u>A12</u>

OUT:	#010	<a href="#">A13</a>
	#020	<a href="#">A14</a>
	#040	<a href="#">A15</a>
	#080	<a href="#">A16</a>
	#100	<a href="#">AR17</a>
IN:	#0001	<a href="#">A0</a>
	#0002	<a href="#">A1</a>
	#0004	<a href="#">A2</a>
	#0008	<a href="#">A3</a>
	#0010	<a href="#">A4</a>
	#0020	<a href="#">A5</a>
	#8000	<a href="#">ON-key</a>

## 10. LCD Display

Refs: LD-F8845A-23 363D Epson Japan

! on the other side of the PCB, so X'tal is on the left

202 pads:

up:	1-105	<a href="#">V1-V105</a>
	201	<a href="#">V201</a>
	202	<a href="#">NC</a>
down:	203-297	<a href="#">V203-V297</a>
	298	<a href="#">NC</a>
	299	<a href="#">V299</a>

## 11. Yorke Chip

Refs: 00048-80063 D3004GD NEC Japan

The SX one is also know as the 1LT8

Contains the CPU, an LCD driver controller, a memory controller, and a UART for RS-232 and IR I/O control.

1	<a href="#">NC</a>	90	<a href="#">NWE</a>	137	<a href="#">LD(0)</a>
2	<a href="#">NC</a>	91	RESET (if low)	138	<a href="#">LD(1)</a>
3	<a href="#">TXir</a>	92-99	<a href="#">D0-D7</a>	139	<a href="#">V88</a>

4-18	<a href="#">V217-V203</a>	100	<a href="#">AR17</a>	140	<a href="#">V282</a>
19	<a href="#">V201</a>	101-117	<a href="#">A16-A0</a>	141	<a href="#">V89</a>
20-35	<a href="#">V16-V1</a>	118	<a href="#">Xtal2</a>	142	<a href="#">NC</a>
36	<a href="#">NC</a>	119	<a href="#">Xtal1</a>	143	<a href="#">sync5</a>
37	<a href="#">SPD</a>	120	<a href="#">NC</a>	144	<a href="#">sync4</a>
38	<a href="#">NC</a>	121	<a href="#">NOE</a>	145	<a href="#">Vbat</a>
39	<a href="#">V84</a>	122	<a href="#">TXir</a>	146	<a href="#">Vbb2</a>
40	<a href="#">V72</a>	123	<a href="#">GND</a>	147	<a href="#">Vbb1</a>
41-56	<a href="#">V90-V105</a>	124	<a href="#">ChkBatt</a>	148	<a href="#">Xtal1</a>
57	<a href="#">V299</a>	125	<a href="#">Vdd</a>	149	<a href="#">Xtal2</a>
58-72	<a href="#">V297-V283</a>	126	<a href="#">Vco</a>	150	<a href="#">CDT1</a>
73-80	<a href="#">NC</a>	127	<a href="#">NCER</a>	151	<a href="#">CDT2</a>
81	<a href="#">RX</a>	128	<a href="#">DrvBat</a>	152	<a href="#">V17</a>
82	<a href="#">TX</a>	129	-1.5k- <a href="#">buzz</a>	153	<a href="#">V23</a>
83	<a href="#">XSCL</a>	130	<a href="#">Vh</a>	154	<a href="#">V35</a>
84	<a href="#">ChkBatt</a>	131	<a href="#">TX</a>	155	<a href="#">V48</a>
85	<a href="#">AR18</a>	132	<a href="#">GND</a>	156	<a href="#">V59</a>
86	<a href="#">ON-Key</a>	133	<a href="#">RX</a>	157	<a href="#">V72</a>
87	<a href="#">CE2</a>	134	<a href="#">XSCL</a>	158	<a href="#">V84</a>
88	<a href="#">CE1</a>	135	<a href="#">LP</a>	159	<a href="#">GND</a>
89	<a href="#">NCE0</a>	136	<a href="#">sync3</a>	160	<a href="#">RXir</a>

## 12. Printed Circuit Board

Refs: 00048-80050

The printed circuit board measures 5.1 inches by 2.75 inches (13 \* 7 cm) for the SX and 5.25 inches by 3 inches (13.3 \* 7.6 cm) for the GX

For production testing, main logic boards traces have dual test points.

These test points are probed by a special test block that is connected to an HP 3065 test system. The HP 3065 tests all discrete components and ICs before the unit goes to final assembly.(SX)

Some tracks are interlaced to allow to solder a bridge on it.

These jumpers exist to allow to construct easily a SX with this PCB.

Left one : CE1<->CE2.2


Right one : NOE<->NOE2

Middle one : SPD<->Vdd CPU at 4MHz (soldered originally)

Upper one : SPD<->GND CPU at 2.4MHz

! Never solder these two last ones at the same time.

## 13. IR Reception




Q1, Q2, Q3: 2N3904

Q4: Receiver


Refs: EG&G VATEC VTT 9112

## 14.1 IR Transmission for the G/GX



## 14.2 IR Transmission for the S/SX



Rem: schema picked up from HP I/O Technical Interfacing Guide




## 15. RS232 Description

### Four-pin RS-232 connector:

### Pinout:





## 16. Power Supply

The system is powered by three AAA batteries and has three power supplies, which are controlled by the Yorke chip.

The  $V_h$ (~10V) supply is used for the LCD display and RS-232 voltage swings.

The  $V_{dd}$ (~5V) is the main logic supply.

The  $V_{co}$ (~5V) supply is derived from the  $V_{dd}$  supply and is used to power the ROM and plug-in cards mainly.

The power supply requires only two discrete diodes, an inductor, an n-channel power MOSFET, and three filter capacitors.

This is a boost-switching power supply in which the Yorke chip controls the current in an inductor, which is connected to the batteries, via the MOSFET.

When one of the supplies ( $V_h$  or  $V_{dd}$ ) is low, the Yorke pulses the MOSFET at a 122.84kHz (for SX) rate, increasing the inductor current.

The current from the inductor is then dumped through one of the diodes, charging its filter capacitor.

If both supplies are low the Yorke switches the charge between them at a 30.72-kHz rate.

To conserve battery life, the power supplies (and the product) have three modes of operation:

- Running.

The 1LT8, column drivers, RAM and ROM, power supplies, and plug-in ports are all powered.

- Light sleep.

In this mode the 1LT8 turns off, this mode is entered whenever the CPU is inactive and a key is not being pressed.

The 1LT8's display controller accesses memory every 244 $\mu$ s to update the display.

When the update is complete, the address lines switch and check to see if a key is pressed. Pressing any key will turn the CPU on.

- Deep sleep.

All supplies are turned off.

The Vdd supply floats to the battery voltage (Vbat) which supplies power to the ON key, 1LT8, and RAM.

This mode is entered when the CPU has been inactive for ten minutes or the unit has been turned off.

To wake the system, the ON key must be pressed.

- There is also a fourth mode: Really deep sleep, brought by pressing ON and SPC keys, even the clock stops working.

To wake the system, the ON key must be pressed.

The 1LT8 chip also monitors the battery voltage.

When the voltage falls to between 3.4 and 3.0 volts, the low-battery annunciator is turned on.

If the batteries are not changed and the battery voltage falls below 1.5 volts, the system turns off.

A 1000- $\mu$ F capacitor maintains the Vdd supply for several minutes while the batteries are being changed.

### **Warning!**

The schematic is partially wrong! please wait for the right one.


x4 and the base must be switched

x3 is ChkBatt and x4 is DrvBatt and the voltage lines have their name changed


the zener is not omitted on recent PCBs but simply physically moved in another place! (5.6V)

the self is 1.2mH

the transistor is a MOSFET



## 17. Backup Power Supply



## 18.1

When a current larger than  $\sim 120\text{mA}$  flows through the CPU, all the indicators will be set independently of the HP state.

## 19. Contacting the author

*Note: this section has been updated in 2016.*

Philippe TEUWEN  
 Email: phil@teuwen.org  
 Twitter: @doegox  
 Website: <http://www.yobi.be>

## 20. Contributors

*Note: all these references are dead in 2016.*

[Elbert S. Liu](#) : he made good looking schematics GIF for the IR part

[Matthew Mastracci](#) : he helped me for some language mistakes

[Christian Daniel](#) : He corrected a missed part in the RS232 circuitry and gave me wonderful docs from HP about the SX.